Pay in 4 interest-free payments of $11.36 Learn more
Ships within 48 hours · Estimated delivery Aug 5 - Aug 10
TPS51200DRCT
Uses two x8
MCH:PIC32MX695F512L-80I/PF
Beaded cuff
Bus Speed: 667MHz DDR2-667/PC2-5300
Xilinx Field Programmable Gate Array, Part #: XC2C256-7VQ100C | FPGA | DEX GPU TPS51200DRCTXilinx FPGA XC2C256 7VQ100C is optimized for 1. 8V systems Industrys fastest low power CPLD Densities from 32 to 512 macrocells Industrys best 0. 18 micron CMOS CPLD Optimized architecture for effective logic synthesis Multi voltage I O operation 1. 5V to 3. 3V Advanced system features Fastest in system programming 1. 8V ISP using IEEE 1532 (JTAG) interface On The Fly Reconfiguration (OTF) IEEE1149. 1 JTAG Boundary Scan Test Optional Schmitt trigger
US$ 16.14
US$ 34.95
US$ 45.95
US$ 25.00
US$ 42.95
US$ 36.45
US$ 17.00
US$ 18.70
US$ 19.99
US$ 95.65
US$ 92.35
US$ 32.00
US$ 14.95